Draft:Flip FET
Submission declined on 6 March 2026 by Nighfidelity (talk).
Where to get help
How to improve a draft
You can also browse Wikipedia:Featured articles and Wikipedia:Good articles to find examples of Wikipedia's best writing on topics similar to your proposed article. Improving your odds of a speedy review To improve your odds of a faster review, tag your draft with relevant WikiProject tags using the button below. This will let reviewers know a new draft has been submitted in their area of interest. For instance, if you wrote about a female astronomer, you would want to add the Biography, Astronomy, and Women scientists tags. Editor resources
|
This draft appears to contain text generated by a large language model (such as ChatGPT). You cannot use LLMs to generate article content.
Declined by Aesurias 6 months ago.LLM-generated pages with certain obvious signs of being machine generated may be deleted without notice. These tools are prone to specific issues that violate our policies:
Instead, only summarize in your own words a range of independent, reliable, published sources that discuss the subject. See the advice page on large language models for more information. |

A Flip Field-Effect Transistor (FFET) is a three-dimensional (3D) stacked transistor architecture where transistors are fabricated on both the frontside and the backside of a semiconductor wafer.[1] [2] [3] These dual-sided transistors are then connected by dual-sided interconnects, enabling increased transistor density and potential improvements in power and performance for future integrated circuits. The architecture is named after the "flipping" process that allows for fabrication on both sides of the wafer. [4]. [5] [6]
Device Concept and Advantages
Considering it integrates both N/P transistor, FFET is primarily an integration concept rather than a specific device type, meaning it can be implemented with various underlying transistor architectures such as planar devices, Fin field-effect transistor[7] [8], or nanosheet transistors. This flexibility allows for a symmetric design that offers unique advantages over other stacked architectures like the Complementary FET (CFET).[9] [10]
A key benefit of FFET is its ability to enable highly compact standard cell designs, which can achieve a cell height of 2.5T (2 tracks) or less [1]. By distributing transistors and interconnects on both sides of the wafer, FFET provides more signal tracks and better routability. leading to a smaller cell area and more energy-efficient logic libraries compared to conventional stacked transistor technologies.
Fabrication Process
Since the FFET focuses on using both sides of wafer to do transistor stacking. The FFET fabrication process is distinct from conventional methods due to its dual-sided approach.

Frontside Fabrication: The process begins with the standard fabrication steps for the frontside of the wafer, including self-aligned active patterning and subsequent front-end-of-line (FEOL) and back-end-of-line (BEOL) processes. Wafer Flipping and Bonding: After the frontside is complete, the wafer is bonded to a carrier and then flipped. Backside Preparation: The original substrate is thinned down by grinding and chemical mechanical polishing (CMP) until the backside self-aligned active region is exposed.[1] Backside Fabrication: The fabrication continues on the backside, largely following a conventional flow, but with specific modifications like gate merge (GM) and drain merge (DM) to create shared nodes between the frontside and backside transistors.
The separation of the frontside and backside fabrication flows results in lower aspect ratio requirements compared to monolithic CFETs,[9] making FFET a more manufacturing-friendly process.
Cell Design and Routing
Different from typical standard cell in CMOS with connection pins on the frontside of wafer, FFET standard cells utilize a dual-sided design to optimize space and connectivity.

Gate and Drain Merge: Through middle-of-line (MOL) techniques, such as Gate Merge (GM) and Drain Merge (DM), complementary transistors on opposite sides of the wafer can share common nodes.[11] Other techniques like Field Drain Merge (FDM) and Buried Signal Track (BST) are used to resolve alignment and congestion.[11]
Dual-Sided Output Pins: FFET cells are designed with dual-sided output pins, accessible from both the frontside and backside simultaneously. This design choice enables flexible inter-cell connectivity and more efficient signal routing.[11] While input pins are typically on a single side, they can be re-assigned during design optimization to balance flexibility with pin density.[11]
Physical implementation of FFET leverages dual-sided routing, where nets on both sides are routed separately and then merged, allowing for efficient signal and power delivery even with reduced metal layer counts.[12]
Extendibility: From FFET to Flip 3D (F3D)

The principles of FFET can be extended into the Flip 3D (F3D) integration, which creates multi-layered 3D integrated circuits by repeatedly applying the wafer flipping and bonding process. [13] F3D aims to fully utilize both sides of the wafer for stacking logic and memory.
Key features of F3D include:
Dual-Sided I/O Connectivity: Advanced bonding schemes allow both the frontside and backside of a die to participate in hybrid bonding, enabling flexible stacking orientations and potentially eliminating the need for traditional through-silicon vias (TSVs).[13]
Monolithic 3D Integration: F3D supports monolithic 3D integration on both sides of the wafer under a more relaxed thermal budget, expanding the design space for future 3D chip stacking and co-integration technologies.[13]
See also
References
- ^ a b c Lu, Haoran; Ge, Yandong; Jiang, Xun; Sun, Jiacheng; Peng, Wanyue; Guo, Rui; Li, Ming; Lin, Yibo; Wang, Runsheng; Wu, Heng; Huang, Ru (2024). "First Experimental Demonstration of Self-Aligned Flip FET (FFET): A Breakthrough Stacked Transistor Technology with 2.5T Design, Dual-Side Active and Interconnects". 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits). pp. 1–2. doi:10.1109/VLSITechnologyandCir46783.2024.10631460.
- ^ Wu, Heng; Bu, Weihai; Ge, Yandong; Chu, Yanbang; Sun, Jiacheng; Jin, Jianxiang; Wu, Yongqin; Ren, Ye; Zhou, Falong; Zhang, Lijie; Wu, Jack; Li, Ming; Kang, Jin; Wang, Runsheng; Zhang, Xin; Huang, Ru (2025). "First Experimental Demonstration of Dual-Sided N/P FETs in Filp FET (FFET) on 300 mm Wafers for Stacked Transistor Technology in Sub-1nm Nodes". 2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits). pp. 1–3. doi:10.23919/VLSITechnologyandCir65189.2025.11075188.
- ^ Peng, Wanyue; Lu, Haoran; Jiang, Jingru; Guo, Rui; Sun, Jiacheng; Jin, Jianxiang; Cheng, Yuji; Zhou, Shengcheng; Xu, Ziqiao; Lan, Chuan; Chu, Yanbang; Jiang, Xun; Teng, Feiyu; Li, Ming; Lin, Yibo; Wang, Xinwei; Wang, Runsheng; Wu, Heng; Huang, Ru (2025). "PPA Scaling of Flip FET Technology Down to A2 Node Enabled by Architecture Innovations: Self-Aligned Gate, 2T Design with Embedded Power Rail and Ultra-Stacked 4-Tier Transistors". 2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits). pp. 1–3. doi:10.23919/VLSITechnologyandCir65189.2025.11074822.
- ^ "VLSI 2025: From Digital Twins To Intel's 18A And New Transistors". SemiAnalysis. July 21, 2025. Retrieved September 5, 2025.
- ^ "フリップFET、日本でもVLSIシンポジウム2025で発表". EE Times Japan (in Japanese). July 2, 2025. Retrieved September 5, 2025.
- ^ Lu, Haoran; Jiang, Xun; Chu, Yanbang; Xu, Ziqiao; Guo, Rui; Peng, Wanyue; Lin, Yibo; Wang, Runsheng; Wu, Heng; Huang, Ru (January 25, 2025). "A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals". The Science Archive. Retrieved September 5, 2025.
- ^ "Intel announces 22nm chips for 2011". Engadget. September 22, 2009. Retrieved September 5, 2025.
- ^ Jan, C.H.; Bhattacharya, U.; Brain, R.; Choi, S.J.; Curello, G.; Gupta, G.; Hafez, W.; Jang, M.; Kang, M.; Komeyli, K.; Leo, T.; Nidhi, N.; Pan, L.; Park, J.; Phoa, K.; Rahman, A.; Staus, C.; Tashiro, H.; Tsai, C.; Vandervoorn, P.; Yang, L.; Yeh, J.Y.; Bai, P. (2012). "A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications". 2012 International Electron Devices Meeting. pp. 3.1.1–3.1.4. doi:10.1109/IEDM.2012.6478969.
- ^ a b Ryckaert, J.; Schuddinck, P.; Weckx, P.; Bouche, G.; Vincent, B.; Smith, J.; Sherazi, Y.; Mallik, A.; Mertens, H.; Demuynck, S.; Bao, T. Huynh; Veloso, A.; Horiguchi, N.; Mocuta, A.; Mocuta, D.; Boemmels, J. (2018). "The Complementary FET (CFET) for CMOS scaling beyond N3". 2018 IEEE Symposium on VLSI Technology. pp. 141–142. doi:10.1109/VLSIT.2018.8510618.
- ^ Liao, S.; Yang, L.; You, W.X.; Wu, T.Y.; Lee, Y.C.; Chiu, T.K.; Hsu, J.; Ho, W.D.; Yang, Y.C.; Tsai, M.C.; Hung, H.Y.; Chen, R.F.; Li, Y.H.; Huang, S.T.; Lee, C.Y.; Yang, K.F.; Hu, K.K.; Chiang, Y.H.; Lo, H.K.; Ho, S.J.; Sha, C.H.; Jhang, J.H.; Wang, G.R.; Liu, C.Y.; Woon, W.Y.; Lin, C.M.; Chen, S.H.; Yang, K.C.; Wen, J.R.; Chang, C.M.; Shen, Y.T.; Lin, P.; Yang, C.M.; Loh, W.Y.; Tsai, G.; Chen, C.H.; Chen, B.H.; Cao, M. (2024). "First Demonstration of Monolithic CFET Inverter at 48nm Gate Pitch Toward Future Logic Technology Scaling". 2024 IEEE International Electron Devices Meeting (IEDM). pp. 1–4. doi:10.1109/IEDM50854.2024.10873334.
- ^ a b c d Guo, R.; Lu, H.; Sun, J.; Jiang, X.; Liu, L.; Yu, R.; Su, M.; Chien, C.; Wu, P.; Hou, H.; Chang, C.; Wang, S.; Yu, F.; Yeh, P.; Lin, C.; Huang, S.; Chen, H. (June 2025). "Design Optimization of Flip FET Standard Cells With Dual-Sided Pins for Ultimate Scaling". IEEE Transactions on Electron Devices. 72 (6): 2820–2826. arXiv:2504.10122. Bibcode:2025ITED...72.2820G. doi:10.1109/TED.2025.3558759.
- ^ Lu, Haoran; Jiang, Xun; Chu, Yanbang; Xu, Ziqiao; Guo, Rui; Peng, Wanyue; Lin, Yibo; Wang, Runsheng; Wu, Heng; Huang, Ru (2025). "A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals". 2025 Design, Automation & Test in Europe Conference (DATE). pp. 1–7. doi:10.23919/DATE64628.2025.10993282.
- ^ a b c Wu, Heng; Lu, Haoran; Peng, Wanyue; Xu, Ziqiao; Chu, Yanbang; Sun, Jiacheng; Zhou, Falong; Wu, Jack; Zhang, Lijie; Bu, Weihai; Kang, Jin; Li, Ming; Lin, Yibo; Wang, Runsheng; Zhang, Xin; Huang, Ru (2025). "From Flip FET to Flip 3D Integration (F3D): Maximizing the Scaling Potential of Wafer Both Sides Beyond Conventional 3D Integration". 2025 9th IEEE Electron Devices Technology & Manufacturing Conference (EDTM). pp. 1–3. doi:10.1109/EDTM61175.2025.11040727.
Content Disclaimer
Informasi ini disarikan dari Wikipedia dan disajikan kembali untuk tujuan edukasi. Konten tersedia di bawah lisensi CC BY-SA 3.0. Kami tidak bertanggung jawab atas ketidakakuratan data yang bersumber dari kontribusi publik tersebut.
- The information displayed on this website is sourced in part or in whole from Wikipedia and has been adapted for the purpose of restating it. We strive to provide accurate and relevant information, however:
- There is no guarantee of absolute accuracy. Wikipedia is an open, collaborative project that can be edited by anyone, so information is subject to change.
- It is not intended to constitute professional advice. The content displayed is for informational and educational purposes only. For important decisions (e.g., medical, legal, or financial), please consult a professional.
- Content copyright. Wikipedia is licensed under the Creative Commons Attribution-ShareAlike License (CC BY-SA). This means that content may be reused with appropriate attribution and shared under a similar license.
- Responsible use. Any risk arising from the use of information from this website is entirely the responsibility of the user.

- promotional language: see Words to watch;
- personal commentary: opinions or direct addresses to the reader;
- informal language.
Instead, only summarize in your own words a range of independent, reliable, published sources that discuss the subject.